Resume Writing ?
The Following Text Is An Unformatted Professional Resume Sample
From The Writers At Resumes Guaranteed


ORDER YOUR OWN LETTER-PERFECT, JOB-WINNING RESUME AND IT WILL BE COMPLETED AS SOON AS YOU NEED!
Click HERE!



 

, cto, ceo

103 limestone lane/xxxxxx, ca/xxxxxx

xxx-xxx-xxxx

ali abc@xyz.com

 

 

 

application, platform and design engineering ~ research and development ~ product road mapping


executive profile

 

published design engineer, chief technical engineer and entrepreneur with over a decade experience developing innovative technologies to improve company profitability and generate increased revenues exceeding corporate expectations.   expertise includes executive management and implementation of project and operations management strategies to boost performance and improve productivity.

 

      key achievements

      ~    created and developed novel wireless and embedded platform product line resulting in successful product positioning within the wireless handset market and generating more than $2.5 billion in added revenue.

      ~    president, ceo and founder of azalea microelectronics, a flash memory technology company.

      ~    innovator of charge trapping mirrorbit flash memory solution.

      ~    cto and executive vice president of application and platform engineering and research & development at spansion inc.

      ~    vice president of design engineering, at ict inc.

      ~    director of design engineering and design engineer manager at international cmos technology inc.,

      ~    design engineer for non-volatile memory products at signetics and philips.

      ~    owner of more than 14 patents on programmable logic device and flash memory cell and architecture.


career background

 

spansion, inc., sunnyvale, ca                                                                              2005-present

the largest producer of flash memory products worldwide with technical centers in the us, japan, malaysia, korea, israel and china

executive vice president, r&d, applications and platform engineering

executive member, product management board and executive management board

         designed and developed spansion proprietary charge trapping flash memory technology including system engineering, design methodology, software, tools and applications.

         spearheaded and drive mirrorbit spansion nand and nor flash memory technology research and development to accomplish significant advancements in system capabilities and memory solutions.

         developed innovative product line wireless applications and created product roadmaps for both embedded and wireless markets.

 

 

ali  pourkeramati, cto, ceo                                                       page 2 of 3

career background, continued

 

spansion, inc., continued

         reorganized and integrated comprehensive product design and development teams to successfully cut development costs by a half.

         grew spansion market by launching regional technical centers us, japan, korea, china and europe to  provide system solutions to global customers, collaborated to form strategic partnerships with multiple companies and forge relationships with major customers to successfully produce custom memory solutions.

         direct activities and coordinate collaboration of 800+ engineers, 12 project directors and 7 vice presidents.

 

azalea microelectronics corporation, santa clara, ca                               1995-2004

founded in 1995 as a custom design company for non-volatile memory systems, later created a patent portfolio including a highly scalable flash memory cell, non-volatile memory architectures and memory testing systems and expanded to include licensing technology to leading fortune 500 companies.

president, ceo and founder

         independently raised $1.5 million in capital to successfully develop proprietary flash memory technology, grew company and licensed subsequent technology and ip development,  launched innovative and successful marketing strategy for ip licensing.

         collaborated with major semiconductor companies including intel, motorola, xilinx, microchip, altera, fairchild and tower semi.

         created a strategic alliance with vanguard semiconductor international, microchip and xfab.

 

ict, inc., san jose, ca                                                                                                     1991-1995

vice president of design engineering, 1991-1992

director, design engineering

         administered corporate management functions and directed daily activities within the design development and manufacturing departments including product planning, product definition, design and engineering, collaborated with manufacturing department to develop an innovative system and successfully lower production costs.

         collaborated with ceo/president to raise operations capital, introduced and implemented a market plan for product line, planned a marketing strategy to successfully generate $10 million in sales for 1993 and grow sales to $20 million in 1995.

         facilitated successful negotiations with multiple companies for strategic alliance and licensing of ict products, negotiated strategic alliance with national semiconductor corporation and facilitated successful introduction of spld to its product line.

         designed and developed a new generation of modular cpld array architecture, taking 44 pin to 208 pin.

 

international cmos technology, inc., san jose, ca                                      1986-1991

director, design engineering, design engineering manager,

senior design engineer

         managed comprehensive activities of the pld design team; directed design and development of pld products.

         designed, developed and managed peel array (7000 series) architecture including pa 7128, pa 7024 and pa7140.

         designed novel 22cv10-10, 22cv10z (zero power) and 18cv8-10.

 

signetics corporation, philips microelectronics, sunnyvale, ca            1984-1986

nvm design engineer

         designed 64k nmos eeprom, signetics 4 and 8 transistors s-ram and dual port ram cell, 9k nmos dual port ram and high-speed one mega bit cmos rom with error correction code.

 

ali pourkeramati, cto, ceo                                                        page 3 of 3

education

 

santa clara university

master of science in electrical engineering, 1985

 

oregon state university, 1983

bachelor of science in electrical and computer engineering

 


publications

 

sir;

please include a list of your publications and the citation style you prefer, if any.  i will include your publications in citation form here.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

<< Previous           Back to Sitemap           Next >>

Remember: Hire Us To Write YOUR New Resume
And We GUARANTEE That If You’re Not Working In 60 Days Or Less,
We’ll Revise Your Resume, Refund Your Money,
AND Give You $50 EXTRA!

Click HERE!